aboutsummaryrefslogtreecommitdiff
path: root/src/libthread/Darwin-power-asm.s
diff options
context:
space:
mode:
Diffstat (limited to 'src/libthread/Darwin-power-asm.s')
-rw-r--r--src/libthread/Darwin-power-asm.s83
1 files changed, 0 insertions, 83 deletions
diff --git a/src/libthread/Darwin-power-asm.s b/src/libthread/Darwin-power-asm.s
deleted file mode 100644
index a064b5ea..00000000
--- a/src/libthread/Darwin-power-asm.s
+++ /dev/null
@@ -1,83 +0,0 @@
-/* get FPR and VR use flags with sc 0x7FF3 */
-/* get vsave with mfspr reg, 256 */
-
-.text
-.align 2
-
-.globl __getmcontext
-
-__getmcontext: /* xxx: instruction scheduling */
- mflr r0
- mfcr r5
- mfctr r6
- mfxer r7
- stw r0, 0*4(r3)
- stw r5, 1*4(r3)
- stw r6, 2*4(r3)
- stw r7, 3*4(r3)
-
- stw r1, 4*4(r3)
- stw r2, 5*4(r3)
- li r5, 1 /* return value for setmcontext */
- stw r5, 6*4(r3)
-
- stw r13, (0+7)*4(r3) /* callee-save GPRs */
- stw r14, (1+7)*4(r3) /* xxx: block move */
- stw r15, (2+7)*4(r3)
- stw r16, (3+7)*4(r3)
- stw r17, (4+7)*4(r3)
- stw r18, (5+7)*4(r3)
- stw r19, (6+7)*4(r3)
- stw r20, (7+7)*4(r3)
- stw r21, (8+7)*4(r3)
- stw r22, (9+7)*4(r3)
- stw r23, (10+7)*4(r3)
- stw r24, (11+7)*4(r3)
- stw r25, (12+7)*4(r3)
- stw r26, (13+7)*4(r3)
- stw r27, (14+7)*4(r3)
- stw r28, (15+7)*4(r3)
- stw r29, (16+7)*4(r3)
- stw r30, (17+7)*4(r3)
- stw r31, (18+7)*4(r3)
-
- li r3, 0 /* return */
- blr
-
-.globl __setmcontext
-
-__setmcontext:
- lwz r13, (0+7)*4(r3) /* callee-save GPRs */
- lwz r14, (1+7)*4(r3) /* xxx: block move */
- lwz r15, (2+7)*4(r3)
- lwz r16, (3+7)*4(r3)
- lwz r17, (4+7)*4(r3)
- lwz r18, (5+7)*4(r3)
- lwz r19, (6+7)*4(r3)
- lwz r20, (7+7)*4(r3)
- lwz r21, (8+7)*4(r3)
- lwz r22, (9+7)*4(r3)
- lwz r23, (10+7)*4(r3)
- lwz r24, (11+7)*4(r3)
- lwz r25, (12+7)*4(r3)
- lwz r26, (13+7)*4(r3)
- lwz r27, (14+7)*4(r3)
- lwz r28, (15+7)*4(r3)
- lwz r29, (16+7)*4(r3)
- lwz r30, (17+7)*4(r3)
- lwz r31, (18+7)*4(r3)
-
- lwz r1, 4*4(r3)
- lwz r2, 5*4(r3)
-
- lwz r0, 0*4(r3)
- mtlr r0
- lwz r0, 1*4(r3)
- mtcr r0 /* mtcrf 0xFF, r0 */
- lwz r0, 2*4(r3)
- mtctr r0
- lwz r0, 3*4(r3)
- mtxer r0
-
- lwz r3, 6*4(r3)
- blr